,,			·				
			1 1	1 1	}	l i	ļ
Dall Ma		1 1	1	1 1	ì		
I INUII INU.	1		1	1 1	1 1		i
			1 1		1 1	1 1	į
<del></del>					1	1	



# PRESIDENCY UNIVERSITY BENGALURU

# SCHOOL OF ENGINEERING

### TEST 1

Sem & AY: Odd Sem. 2019-20

Course Code: ECE 220

Course Name: DIGITAL ELECTRONICS
Program & Sem: BTech (ECE) & III

Date: 30.09.2019

Time: 2:30PM to 3:30 PM

Max Marks: 40 Weightage: 20%

### Instructions:

- (i) Question paper consists of two pages
- (ii) Scientific and Non-programmable calculators are permitted

## Part A [Memory Recall Questions]

Ans	wer all the Questions. Each Question carries one marks	(12Qx1M=12M)
a)	The BCD sum of (4) <sub>10</sub> and (6) <sub>10</sub> is	(C.O.NO.1) [Knowledge]
b)	The diminished radix complement of (135) <sub>10</sub> is	(C.O.NO.1) [Knowledge]
c)	The gray code of (1000) <sub>2</sub> is	(C.O.NO.1) [Knowledge]
d)	Choosing the signal value high level 'H' to represent logic 1 & logic 0, defines logic system	k low level 'L' to represent (C.O.NO.1) [Knowledge]
e)	The complement of Boolean function F = A'BC' + A'B'C is	
<b>f</b> )	$\overline{x+y} = \underline{\hspace{1cm}}$	(C.O.NO.1) [Knowledge] (C.O.NO.1) [Knowledge]
g)	$(x+y)(x+\bar{y}) = \underline{\hspace{1cm}}.$	(C.O.NO.1) [Knowledge]
h)	The excess 3 code of (2231) <sub>10</sub> is	(C.O.NO.1) [Knowledge]
i)	BCD code of (9045) <sub>10</sub> is	(C.O.NO.1) [Knowledge]
i de	The binary product of (1010) <sub>2</sub> and (1100) <sub>2</sub> is	(C.O.NO.1) [Knowledge]
k)	The hexadecimal number system has a base value of	manufacture and the second
		(C.O.NO.1) [Knowledge]
i)	$(10AB)_{16} = (\underline{\hspace{1cm}})_{10}$	(C.O.NO.1) [Knowledge]

### Part B [Thought Provoking Questions]

### Answer all the Questions. Each Question carries four marks.

(4Qx4M=16M)

- 2. Perform the following conversions
  - a) (10110001101011.11110010)<sub>2</sub> to hexadecimal equivalent. (C.O.NO.1) [Knowledge]
  - b) (673.124)<sub>8</sub> to binary equivalent.

(C.O.NO.1) [Knowledge]

- 3. Draw the logic diagram corresponding to the following Boolean expression without simplifying it.  $F = D + BC + (D + \overline{C})(\overline{A} + C)$  (C.O.NO.1) [Knowledge]
- 4. Draw the NAND-NAND implementation for the Boolean function  $= \bar{x}y + x\bar{y}$ .

(C.O.NO.1) [Knowledge]

5. a. Differentiate between canonical form and standard form.

(C.O.NO.1) [Knowledge]

b. Develop a truth table for Boolean expression  $F = \bar{y} + \bar{x}\bar{z}$ .

(C.O.NO.1) [Knowledge]

### Part C [Problem Solving Questions]

### Answer both the Questions. Each Question carries six marks.

(2Qx6M=12M)

6. Simplify the Boolean expression using 4 variable k map and obtain SOP expression. Indicate the number of terms and number of literals in the simplified expression.

$$F(w, x, y, z) = \sum (0,1,2,4,5,6,8,9,12,13,14).$$

(C.O.NO.2) [Comprehension]

7. Identify the minterms & maxterms of the truth table for F shown below. Write the sum of minterms and product of maxterms expression. (C.O.NO.1) [Knowledge]

х	У	Z	F
0	0	0	0
0 .	0	1	1
0	1	0	0
0	4	1	1
4	0	0	· Para
1	0	1	0
1	1	0	4
1	1	1	0

# **SCHOOL OF ENGINEERING**

Semester: 3RD

Date: 30-09-2019

Time: 2:30 PM - 3:30 PM

Max Marks: 40

Weightage: 20%

Course Code: ECE 220

**Course Name: Digital Electronics** 

# Extract of question distribution [outcome wise & level wise]

Q.NO	C.O.NO	Unit/Module Number/Unit /Module Title	Memory re type [Marks allo Bloom's Lo	otted]	provoki [Marks Bloom's	s Levels	Problem typ [Marks a	Total Marks	
1 a - l	CO1	MODULE 1	1 MARK EACH (K)			0	A		12
2-5	CO1	MODULE 1			4 M EACH (K)				16
6	CO2	MODULE 2					6 M (C)		6
7	CO1	MODULE 1					6 M (K)		6
	Total Marks								40

K = Knowledge Level C = Comprehension Level, A = Application Level

Note: While setting all types of questions the general guideline is that about 60%

Of the questions must be such that even a below average students must be able to attempt, About 20% of the questions must be such that only above average students must be able to attempt and finally 20% of the questions must be such that only the bright

students must be able to attempt.

Reviewers Commond >

Annexure- II: Format of Answer Scheme

Pantici - an - 7, solution in complete (empression



# SCHOOL OF ENGINEERING

**SOLUTION** 

Semester: 3RD

Course Code: ECE 220

Course Name: Digital Electronics

Program & Sem: BTech & 3<sup>RD</sup> (2018 Batch)

Date: 30-09-2019

Time: 2:30 PM - 3:30 PM

Max Marks: 40 Weightage: 20%

### Part A

 $(10Q \times 1M = 10 \text{ Marks})$ 

		` *	,
Q No	Solution	Scheme of Marking	Max. Time required for each Question
1.a.	$(10000)_{BCD}$	1 mark	1 MINUTE
b	(864) <sub>10</sub>	1 mark	1 MINUTE
c	1100	1 mark	1 MINUTE
d	POSITIVE	1 mark	1 MINUTE
e	$(A + \overline{B} + C)(A + B + \overline{C})$	1 mark	1 MINUTE
f	X'+Y'	1 mark	1 MINUTE
g	<b>X</b> ,	1 mark	1 MINUTE
h	(0101010101100100) <sub>excess 3</sub>	1 mark	1 MINUTE
i	(1001000001000101) <sub>BCD</sub>	1 mark	1 MINUTE
j	(1111000) <sub>2</sub>	1 mark	1 MINUTE
k	16	1 mark	1 MINUTE
1	(4267) <sub>10</sub>	1 mark	1 MINUTE

		(10 x 1111 -	·
Q No	Solution	Scheme of Marking	Max. Time required for each Question
2. a	Steps Final answer (2C6B.F2) <sub>16</sub>	1.5 M 0.5 M	4 MINUTES
2.b	Steps Final answer (110111011.001010100) <sub>2</sub>	1.5 M 0.5 M	4 MINUTES
3		4 M	5 MINUTES
4		0.5 M 0.5 M	5 MINUTES
	中央	3 M	
5 a	Any two differences 1M each	2 M	5 MINUTES
5 b	x     y     z     F       0     0     0     1       0     0     1     1       0     1     0     1       0     1     1     1	2 M	5 MINUTES

		1	0	0	1
•	l F	!	0	1	1
	<u> </u>	1	1	0	1
	-	1	1	1	0

Part C

 $(2Q \times 6M \neq 6 \text{ Marks})$ 

	Part C	(2Q x 6M ≠ 6 Marks)			
Q No	Solution	Scheme of Marking	Max. Time required for each Question		
6	$\begin{array}{c ccccccccccccccccccccccccccccccccccc$	4 M	8 MINUTES		
	F= y' + w'z' + xz' Number of terms = 3 Number of literals = 5	1 M 0.5 M 0.5 M			
7	MINTERMS MAXTERMS sum of minterms expression product of maxterms expression	2 M 2 M 1 M 1 M	8 MINUTES		

|--|



# PRESIDENCY UNIVERSITY BENGALURU

# **SCHOOL OF ENGINEERING**

### TEST -2

Semester

: III

Date

: 18-11-2019

**Course Code** 

: ECE 220

Time

: 2.30 pm-3.30 pm

**Course Name** 

: DIGITAL ELECTRONICS

Max Marks

: 40 Marks

Program & Sem

: B.Tech (ECE) & III

Weightage

: 20%

### Instructions:

i. Read Questions carefully and answer accordingly

ii. Non-Programmable Scientific Calculators permitted

iii. This question paper contains two pages

	Part A Answer ALL the Questions. Each question carries1 marks.	со	(6Qx1M=6M)
1.			
i.	If A,B and C are the inputs of a full adder then sum is given by	(CO3)	[Knowledge Level]
ii.	If A, B and C are the inputs of a full adder then the carry is given by	(CO3)	[Knowledge Level]
iii.	If A and B are the input of a subtractor then the borrow will be	(CO3)	[Knowledge Level]
iv.	How many select lines would be required for an 8-line-to-1-line multiplexer	(CO3)	[Knowledge Level]
v.	The enable input in multiplexer is also known as	(CO3)	[Knowledge Level]
vi.	A magnitude comparator is defined as a digital comparator which has number of output terminal.	(CO3)	[Knowledge Level]



Part B Answer all the Questions. Each question carries 8 marks.	СО	(3Qx8M=24M)
2. Design a combinational circuit using ExOR gates which has 4 bit Binary input and 4 bit Gray Code output representations	(CO3)	[Comprehension Level]
3. Design Full Adder using two Half Adder and OR gate	(CO3)	[Comprehension Level]
4. Implement the given function using 8x1 MUX $ F(M,N,O,P) = \sum m \ (0,2,3,6,8,9,13,14) $	(CO3)	[Comprehension Level]
Part C Answer <i>ALL</i> the Questions. Each question carries 10 marks.	со	(1Qx10M=10M)
5. Find all the prime implicants of the function given below $F(A,B,C,D) = \sum m(0,1,3,7,8,9,11,15)$ using Quine-McCluskey tabular method.	(CO2)	[Comprehension Level]





# PRESIDENCY UNIVERSITY BENGALURU

# **SCHOOL OF ENGINEERING**

### TEST-2

Semester

: 111

Date

: 18-11-2019

Course Code

: ECE 220

Time

: 2.30 pm-3.30 pm

**Course Name** 

: DIGITAL ELECTRONICS

**Max Marks** 

: 40 Marks

Program & Sem

: B.Tech (ECE) & III

Weightage

: 20%

### Extract of question distribution [outcome wise & level wise]

Q.NO.	C.O. NO.			Memory recall type [Marks allotted] Bloom's Levels						olem S type urks all	Total Marks	
1	3	Module3		6x1								6marks
2	3	Module3					8					8marks
3	3	Module3					8					8Marks
4	3	Module3					8					8marks
5	2	Module2					10			>		10marks
	Total Marks			6			34		2		7	40 marks

K =Knowledge Level C = Comprehension Level, A = Application Level Note: While setting all types of questions the general guideline is that about 60% Of the questions must be such that even a below average students must be able to attempt, About 20% of the questions must be such that only above average students must be able to attempt and finally 20% of the questions must be such that only the bright students must be able to attempt.

Students must be able to attempt.

Reviewer's Comments:

No Shought provocing question given.

No shought provocing question given.

Comments:

October on problem solving.


Compident on application level.

Comments:

October on problem solving.

October on application level.

October of Bloomie





# PRESIDENCY UNIVERSITY BENGALURU

# **SCHOOL OF ENGINEERING**

## TEST – 2

Semester : III

Date

: 18-11-2019

Course Code

: ECE 220

Time

: 2.30 pm-3.30 pm

**Course Name** 

: DIGITAL ELECTRONICS

Max Marks

: 40 Marks

Program & Sem

: B.Tech (ECE) & III

Weightage

: 20%

Part A

 $(6Q \times 1M = 6Marks)$ 


Q. No.		Solution	Scheme of Marking	Max. Time required for each Question
	i.	A XOR B XOR C	1	1min
	ii.	(A AND B) OR (B AND C) OR (C AND A)	1	1min
1	iii.	A' AND B	1	1min
1	iv.	Three	1	1min
	v.	Strobe	1	1min
	vi.	Three	1	1min


### Part B

## $(3Q \times 8M = 24 \text{ Marks})$


Q. No						S	oluti	on	Scheme of Marking	Max. Time required for each Question
2	Bina	ry to	Gra	y Co	de C	Conv	erte	r <b>:</b>	Truth table=2M +	10 min
		Bin	ary		(	Gray	$\overline{\text{Cod}}$	e	K-Map=4M	
	$b_3$	$\mathbf{b_2}$	$b_1$	$b_0$	g <sub>3</sub>	g <sub>2</sub>	g <sub>1</sub>	go	-	
	0	0	0	0	0	0	0	0	+	
	0	0	0	1	0	0	0	1	Logic	
	0	0	1	0	0	Ó	1	1	Diagram=2M	
	0	0	1 1 0 0 1 0	0						
	0	1	0	0	0	1	1	0		
	0	1	0	1	0	1	1	1		
	0	1	1	0	0	1	0	1		
	0	1	1	1	0	1	0	0		
	1	0	0	0	1	1	0	0		
	1	0	0	1	1	1	0	1		
	1	0	1	0	1	1	1	1		
	1	0	1	1	1	1	1	0		
	1	1	0	0	1	0	1	0		
	1	1	0	1	1	0	1	1		
	1	1	1	0	1	0	0	1		
,		1	1	1	1	0	0	0		













Q.No	Solution	Scheme of Marking	Max. Time required for
		Marking	each Question
5	$ \begin{array}{cccccccccccccccccccccccccccccccccccc$	Truth table=2M	20 min
	ABCD OP	+	
		Step1=2M	
	ma 0 0 1 0 0	+	
	m, 0 1 0 0 0	Step2=2M	
	ms 0 1 0 0	+	
		Step3=2M	
	ma 1 0 1 0 0	+	
	TO 1 L 1 &	Step4=1M	
	ma 1 1 0 1 0	+	
	mis 1 0 0	Expression=1M	
	3 tep12 Group Number Minternal Binary Representation		
	0 0000		
	2 ( ms ) 0 0 + +		
	3 7 7 9 1 1		
	4 1715 1111		
	itep2: Group Number Motibed Ries Birary Representation		
	0 ,00 -0 -		
	mo - ma - 0 0 0		
	1 m <sub>1</sub> - m <sub>2</sub> 0 0 - 1 m <sub>1</sub> - m <sub>2</sub> - 0 0 1		
	>ma - ma 100		
	2		
	$m_3 - m_4 = 0.1 + 1.0 - 1.1$		
	3 7-75 - 111		
	$m'' - m'^2$ $\overline{1} - \overline{1}$		
	Step3:		
	From Matched Paises Binary Represents		
	$\begin{cases} 0 & m_0 - m_1 - m_2 - m_3 \\ m_0 - m_3 - m_4 - m_9 \\ 0 & - 0 \end{cases}$		
	$g_{D}$ $\frac{m_1 - m_2 - m_3 - m_{11}}{1} = 0 - 1$		
	$m_3 - m_1 - m_2 - m_5 = -11$		
	<u> Бър</u> ц		
	Prime Mintenz 0 1 3 7 8 9 11 15		
	Implicant invalves		
	13 6 0,1,8,9		
	3.0 1, 3,9,11		
	CD 3,7,11,15 V ()		
	\$ = 50 + cD		





Roll No					,	
Roll No						l

# PRESIDENCY UNIVERSITY BENGALURU

## **SCHOOL OF ENGINEERING**

### **END TERM FINAL EXAMINATION**

Semester: Odd Semester. 2019 - 20

cinester. 2010 20

- N DIGITAL FLESS

Course Name: DIGITAL ELECTRONICS

Program & Sem: B.Tech.,(ECE&EEE) & III

Date: 26 December 2019

Time: 1:00 PM to 4.00 PM

Max Marks: 80

Weightage: 40%

### Instructions:

Course Code: ECE 220

(i) Read the all questions carefully and answer accordingly.

(ii) Draw the essential diagram neatly

(iii) Bloom's Level is given for each questions, answer it accordingly.

### Part A [Memory Recall Questions]

Ans	swer all the Questions. Each Question carries 2 marks.	(10Qx2M=20M)
1.	Define De-Morgan's theorem for Boolean function:	(C.O.No.1) [Knowledge]
2.	Draw the logic symbol and truth table for the universal gates.	(C.O.No.1) [Knowledge]
3.	Implement the SOP function using NAND gate Y=A'B'+AB	(C.O.No.2) [Knowledge]
4.	Implement the POS function using NOR gate Y=(A'+B')(A+B)	(C.O.No.2) [Knowledge]
5.	Write the difference between combinational and sequential circuit.	(C.O.No.3) [Knowledge]
6.	Draw the full Subtractor truth table	(C.O.No.3) [Knowledge]
7.	Write the difference between Latch and Flip flop:	(C.O.No.3) [Knowledge]
8.	Draw the logic circuit for the SR latch:	(C.O.No.3) [Knowledge]
9.	Write the Characteristic table for JK flip flop:	(C.O.No.3) [Knowledge]
10.	Write the abbreviation for the following: a) PLA b) PLD	(C.O.No.4) [Knowledge]

### Part B [Thought Provoking Questions]

#### Answer all the Questions. Each Question carries 6 marks.

(5Qx6M=30M)

- Simplify the Boolean function using K Map  $F=\sum m(0,1,4,5,6,7,8,9,12,13,14,15)$  (C.O.No.2) [Comprehension]
- Design the Full Subtractor Combinational circuit through truth table by using two half Subtractor circuit and other basic gates. (C.O.No.3) [Comprehension]
- Derive the truth table for full adder with inputs are A,B,Cin and outputs are Sum and Cout, and implement the same circuit by using 3 into 8 line Decoder.

(C.O.No.3) [Comprehension]

- Write the gate level modeling HDL coding for Half adder and Full Adder logic.

  (C.O.No.3) [Comprehension]
- 15 Explain the 4 bit Shift registers operation using D flip flop in the following mode.

  a) SISO b) SIPO (C.O.No.3) [Comprehension]

### Part C [Problem Solving Questions]

Answer both the Questions. Each Question carries 15 marks.

(2Qx15M=30M)

- Using JK flip flop, design a synchronous 4 bit counter for counting the following binary state 0000, 0001,0010.......1111. Initial state is 0000 and final state is 1111, After getting final state, the circuit should start counting over from initial state (4 bit UP counter). (C.O.No.3) [Application]
- 17 A sequential circuit has two JK flip flop A and B, which is described by the following flip flop input equation.

J<sub>A</sub>= B K<sub>A</sub>=Bx'

J<sub>B</sub>=x' K<sub>B</sub>=Ax'+B'x

Where x is the external input, A and B are the present state of flip flop. Derive the following.

- a) Logic Circuit
- b) State Table
- c) State Diagram
- d) Next State Equations

(C.O.No.3) [Application]

# GAIR MORE KNOWLEDGE

# **SCHOOL OF ENGINEERING**

# **END TERM FINAL EXAMINATION**

# Extract of question distribution [outcome wise & level wise]

Q.NO.	C.O.NO (% age of CO)	Unit/Module Number/Unit /Module Title	Memory recall type [Marks allotted] Bloom's Levels	Thought provoking type  [Marks allotted]  Bloom's Levels	Problem Solving type [Marks allotted] Bloom's Levels	Tot al Mar ks
PART A	CO 01	All the 5 modules	20			20
Q. NO	CO 02					
1-10	CO 03					
	CO 04					
PART B	CO 02	MODULE 02	-	06	_	06
Q.NO.11						
PART B	CO 03	MODULE 03	-	06	-	06
Q.NO.12						
PART B	CO 03	MODULE 03	-	06	-	06
Q.NO.13					3 Y/	
PART B Q.NO.14	CO 03	MODULE 03	-	06	27	06
PARTB	CO 03	MODULE 04	-	06	-	06
Q.NO.15						
PARTC	CO 03	MODULE 04	-	<del>-</del>	15	15
Q.NO.16						

PARTC	CO 03	MODULE 04	- :	-	15	15
Q.NO.17		DOMESTIC AND ADDRESS OF THE				
	Total Marks	1 Barbaranana	20	30	30	80

K =Knowledge Level C = Comprehension Level, A = Application Level

C.O WISE MARKS DISTRIBUTION:

CO 01: 4 MARKS,

CO 02: 10 MARKS,

CO 03: 64 MARKS,

CO 04: 2 MARKS

Note: While setting all types of questions the general guideline is that about 60%

Of the questions must be such that even a below average students must be able to attempt, About 20% of the questions must be such that only above average students must

be able to attempt and finally 20% of the questions must be such that only the bright students must be able to attempt.

I hereby certify that all the questions are set as per the above guidelines.

Faculty Signature:

	Reviewer Commend:	C04	covered	only 2	mondy.
		It Iho	uld be	beland	ced. Though
80	C 1d- instru	med	Provoking	from men	I fem on
7	Faculty infor	ontent	es per	the gu	roleurs.
	was covere	d. Cack	rally -	Alma 7 /12/19	21:5KL9
	in Allabus	also co	ntent	1 1.2 1.5	
	0				
	}	lence	Appron		

# **SCHOOL OF ENGINEERING**

### **SOLUTION**

### **END TERM FINAL EXAMINATION**

Semester: Odd Semester: 2019 - 20

Course Code: ECE220

Course Name: DIGITAL ELECTRONICS

Program & Sem: B.Tech.,(ECE) & III

Date: 26 Dec 2019

Time: 01.00pm to 04.00pm

2min

Max Marks: 80

Weightage: 40 %

### Part A [Memory Recall Questions]

1. Answer all the Questions. Each Question carries two marks.

(10Qx2M = 20M)

Q No	Solution	Scheme of Marking	Max. Time required for each Question
1.	Define De-Morgan's theorem for Boolean function:	[2]	2min
	$\overline{A + B} = \overline{A} \cdot \overline{B} \dots (1)$	Equation 1 -1 M Equation 2 -1 M	
	$\overline{A \cdot B} = \overline{A} + \overline{B} \dots \dots (2)$	Equal alternate statement or logic gates also accepted	

2.


Draw the logic symbol and truth table for the universal gates. [2] AO & Truth Table gate 1 -1 M 3 ogate 2 -1 M Α В Q 0 0 1 0 1 1 1 0 1 1 1 0

Α В Q


2-input NOR Gate

0	1
1	1
0	1
1	0
	1


- 3. Implement the SOP function using NAND gate Y=A'B'+AB
- [2] 2min




2 mark for any one diagram



- 4. Implement the POS function using NOR gate Y=(A'+B')(A+B)
- [2] 2min



2 mark for any one diagram



- 5. Write the difference between combinational and sequential circuit.
- [2] 2min

Any two difference

# difference between combinational circuit and sequential circuit

### combinational circuit

The circuit whose output at any instant depends only on the input present at that instant only is known as combinationational circuit.

This type of circuit has no memory unit.

3. Examples of combinational circuits are half adder, full adder, magnitude comparator, multiplexer, demultiplexe

#### sequential circuit

The circuit whose output at any instant depends not only on the input present but also on the past output a is known as sequental circuit

2. This type of circuit has memory unit for store past output

3. Examples of sequential circuits are Hip flop, register, counter e.t.c.

#### Draw the full Subtractor truth table 6.

[2]

2min

A	B	$B_{in}$	D	$B_{out}$
()	()	0	0	()
()	()	1	1	1
()	1	0	1	1
()	1	1	0	1
1	()	()	1	()
1	()	1	()	()
1	1	0	0	()
1	1	-		1
		1:00	٠	

Write the difference between Latch and Flip flop: 7.

1)A latch doesn't contain any clock signal

A flip-flop contains a clock signal

[2] 2min


Any two difference

2) Level Based Edge Based

Draw the logic circuit for the SR latch: 8.

[2]

2min



Write the Characteristic table for JK flip flop: 9.

[2]

2min

C	j	ĸ	Q(n+1)
€. 43	D	្ន	Qal
3	U	Ç	Q(n)
· · · · ·	Ũ	je je	Ø
I		C	Į
1	1	)	G(n)

- 10. Write the abbreviation for the following:
  - a) PLA programmable logic array
  - b) PLD programmable logic devices

# Part B [Thought Provoking Questions]

### Answer all the Questions. Each Question carries SIX marks.

(5Qx6M=30M)

[2]

11 Simplify the Boolean function using K Map  $F=\sum m(0,1,4,5,6,7,8,9,12,13,14,15)$ 

[6]

20 min rk

2min

AB CO CO CB

AB

AB

F = B+C

The state of t

3 mark for Kmap & Placing 1,

3 mark For grouping and Ans


Design the Full Subtractor Combinational circuit through truth table by using two half Subtractor circuit and other basic gates.

[6]

20 min

	•	ia oution	Juit ai			
		$B_{out}$	$\mid D \mid$	$B_{in}$	B	A
2 mark		0	0	0	0	0
3 mark for TT, K		1	1	1	()	0
Map		1	1	0	1	0
		1	0	1	1	0
		0	1	()	0	1
3 mark		0	()	1	()	1
for circuit		0	0	0	1	1
diagram		1	1	1	1	1

K Map for D K Map for Bout



Derive the truth table for full adder with inputs are A,B,Cin and outputs are Sum and Cout, and implement the same circuit by using 3 into 8 line Decoder.

[6]

20 min

0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

3 mark for tt, Equation

3 mark for diagram

Sum=Sum of minterm of (1,2,4,7)

Cout=Sum of minterm of (3,5,6,7)




Fig1: Full Adder Implementation using 3:8 decoder

14 Write the gate level modeling HDL coding for Half adder and Full Adder logic.

[6]


20 min

```
module ha(s,co,a,b);
  output s,co;
  input a,b;
  xor u1(s,a,b);
  and u2 (co,a,b);
endmodule
2 mark
for HA

4mark
for FA
```

```
module fa(s,co,a,b,ci);
  output s,co;
  input a,b,ci;
  xor u1(s,a,b,ci);
  and u2(n1,a,b);
  and u3(n2,b,ci);
  and u4(n3,a,ci);
```


15 Explain the 4 bit Shift registers operation using D flip flop in the following mode.
a) SISO b) SIPO



20 min

3 mark for siso block diagram, TT

[6]



3 mark for pipo block diagram, TT

Using JK flip flop, design a synchronous 4 bit counter for counting the following binary state 0000, 0001,0010.......1111. Initial state is 0000 and final state is 1111, After getting final state, the circuit should start counting over from initial

[15]


30


min

5 marks for TT

5 marks for K map

5 Marks for circuit





17 A sequential circuit has two JK flip flop A and B, which is described by the following flip flop input equation.

[15]


30 min

$$J_A = B K_A = Bx'$$

Where x is the external input, A and B are the present state of flip flop. Derive the following,

- Logic Circuit State Table a)
- b)
- State Diagram c)
- Next State Equations d)

5 marks for logic circuit



3 marks for state table


2 marks for state diagram

State Table

Pres state		Inp ut		Fli	p-Flop In	puts	Next state	
A	В	x	$J_A = B$	$K_A = Bx'$	$J_B=x'$	$K_B = A x$	A(t+1)	B(t+1)
0	0	0	0	0	1	0	0	1

5 marks for next state diagram (either Мар /other)

0	o	1	0	0	0	1	0	0
0	1	0	1	1	1	0	1	1
0	1	1	1	0	0	1	1	0
1	0	0	0	0	1	1	1	1
1	0	1	0	0	0	0	1	0
1	1	0	1	1	1	1	0	О
1	1	1	1	0	0	0	1	1



Next state equation A(t+1)=AB'+A'B B(t+1)=B'x'+A'x'+ABx