

Roll No												
---------	--	--	--	--	--	--	--	--	--	--	--	--

PRESIDENCY UNIVERSITY BENGALURU

SCHOOL OF INFORMATION SCIENCE

MID TERM EXAMINATION

Winter Semester: 2021 - 22 **Date**: 13/May/2022

Course Code: **Time**: 01:30 PM – 03:00 PM

Course Name: Max Marks: 50

Program & Sem: SOIS & II Weightage: 25%

Instructions:

(i) Read the all questions carefully and answer accordingly.

]
(1Qx10M=10M)
processor.
er (C.O.No.1) [Comprehension]
(C.O.No.1) [Comprehension]
ten in high level
(C.O.No.1) [Comprehension]
e next address of the
(C.O.No.1) [Comprehension]
rersa.
d memory.
(C.O.No.1) [Comprehension]

6. Which of the architecture is power efficient? a. RISC b. ISA c. IANA d. CISC	(C.O.No.1) [Comprehension]				
7. To reduce the memory access time we generally make use of a. SDRAM's b. Heaps c. Cache's d. Higher capacity RAM's	(C.O.No.1) [Comprehension				
8. A processor performing fetch or decoding of different instruanother instruction is called a. Super-scaling b. Pipe-lining c. Parallel Computation d. None of the	_				
	(C.O.No.1) [Comprehension]				
 9. CISC stands for a. Complete Instruction Sequential Compilation b. Computer Integrated Sequential Compiler c. Complex Instruction Set Computer d. Complex Instruction Sequential Compilation 	(C.O.No.1) [Comprehension]				
10. The decoded instruction is stored in a. IR b. PC c. Registers d. MDR	(C.O.No.1) [Comprehension]				
Part B [Thought Provoking Question	ns]				
Answer all the Questions. Each question carries TEN marks.	(2Qx10M=20M)				
11. Consider a instruction Add A, B which is stored in memory. Explathe data between the processor and memory with a neat block diag	•				
12. a) Indicate whether overflow occurs or not for the following give	n values				
i) +8 & +15 ii) -12 & -2	(C.O.No.1) [Comprehension]				
b) Demonstrate a n bit ripple carry adder by using Full Adder.	(C.O.No.2) [Comprehension]				
Part C [Problem Solving Questions	s]				
Answer all the Questions. Each question carries TEN mark.	(2Qx10M=20M)				
13. Given A=18 and B=3 Apply Restoring Division and perform A/B	(C.O.No. 3) [Application]				
14. Apply Booth's Algorithm and multiply -13 & +9.	(C.O.No. 3) [Application]				



Roll No													
---------	--	--	--	--	--	--	--	--	--	--	--	--	--

PRESIDENCY UNIVERSITY BENGALURU

SCHOOL OF INFORMATION SCIENCE

END TERM EXAMINATION Date: 1st July 2022 Winter Semester: 2021 - 22 Time: 1:00PM to 04:00PM Course Code: BCA 2017 Max Marks: 100 Course Name: Computer Organization Weightage:50% Program & Sem: BCA - II Sem Instructions: (i) Read the all questions carefully and answer accordingly. Part A [Memory Recall Questions] Answer all the Questions. Each question carries ONE marks. (20Qx 1M = 20M)_ register sends the address from processor to memory. a. MDR b. MAR c.General Purpose Registers d. Instruction Register (C.O.No.1) [Comprehension] 2. SPEC in computer stands for a. Standard Performance Evaluation Corporation b. System Evaluation Effective Corporation c. Standard Performance Evaluation Computer d.None of these (C.O.No.1) [Comprehension] 3. _____ refers to the act of converting programs written in Middle level programming language to low level language. a. Assembler b. Processor c. Compiler d. Interpreter (C.O.No.1) [Comprehension] _ register will be used in the processor to store the next address of the instruction to get executed. a. MAR b. MDR c. General Purpose Registers d. Program counter (C.O.No.1) [Comprehension] 5. Which statement is not true about the bus? a. Control bus transfers read and write signals to the processor and memory. b. Address bus transfer the address from processor to memory. c. Data bus transfers the data only from processor to memory and not from memory to Processor. (C.O.No.1) [Comprehension] d.All the above. 6. Which of the architecture is power efficient? a. ISA b. RISC c. IANA d. CISC (C.O.No.1) [Comprehension] 7. To reduce the memory access time we generally make use of ___ a. SDRAM's b. Heaps c. Cache's d. Higher capacity RAM's (C.O.No.1) [Comprehension] 8. A processor performing fetch or decoding of different instruction during the execution of another

a. Reduced Instruction Sequential Compilation

a. Super-scaling b. Pipe-lining c. Parallel Computation d. None of the mentioned

instruction is called

RISC stands for _

(C.O.No.1) [Comprehension]

b. Reduced integrated Sequential Compiler	
c. Reduced Instruction Set Computer	(0.01)
d. Reduced Instruction Sequential Compilation	(C.O.No.1) [Comprehension]
10. The decoded instruction is stored in	
a. IR b. PC c. Registers d. MDR	(C.O.No.1) [Comprehension]
11 register receives the data from memory to p	rocessor.
a. MAR b. MDR c.General Purpose Registers d. Instruction Register	r (C.O.No.1) [Comprehension]
12. What is the high speed memory between the main memory and	the CPU called?
a. Register Memory b. Cache Memory c. Storage Memory d. Virtual	Memory
	(C.O.No.3) [Comprehension]
13 refers to the act of converting programs writ	ten in high level programming
language to low level language.	
a. Assembler b. Processor c. Compiler d. Interpreter	(C.O.No.1) [Comprehension]
14 register will be used in the processor to store the ne	
get executed.	
a. MAR b. MDR c. General Purpose Registers d. Program counter	(C.O.No.1) [Comprehension]
15. Whenever the data is found in the cache memory it is called as _	· · · · · · · · · · · · · · · · · · ·
a. HIT b. MISS c. FOUND d. ERROR	(C.O.No.4) [Comprehension
16. In mapping, the data can be mapped anywhere	in the Cache Memory.
a. Associative b. Direct c. Set Associative d. Indirect	(C.O.No.3) [Comprehension
17. The transparent register/s is/are	
a. Y b. Z c. Temp d. All of the mentioned	(C.O.No.3) [Comprehension]
18 signal is used to show complete of memory operatio	-
a. WFC b. WMFC c. CFC d. None of the mentioned	(C.O.No.3) [Comprehension]
19. CISC stands for	
a. Complete Instruction Sequential Compilation	
b. Computer Integrated Sequential Compiler	
c. Complex Instruction Set Computer	
d. Complex Instruction Sequential Compilation	(C.O.No.1) [Comprehension]
20. The main advantage of multiple bus organisation over a single b	us is
a. Reduction in the number of cycles for execution b. Increase in siz	e of the registers
c. Better Connectivity d. None of the mentioned	(C.O.No.4) [Comprehension]
Part B [Thought Provoking Question	el
Answer all the Questions. Each question carries 10 marks.	(4Qx10M=40M)
Answer all the Questions. Each question carries to marks.	(+QX10III=40III)
21. Consider a instruction Add A, B which is stored in memory. How t	o transfer and process the data
between the processor and memory with a neat block diagram. (C.0	O.No.2) [Comprehension]
22. Discuss one address, Two address and Three address Instruc	ctions for the given expression
$C \rightarrow (A+B)^*(C+D)$.	(C.O.No.2) [Comprehension]
23. Define Bus Arbitration. With a neat block diagram demonstrate di	ifferent types of bus arbitration
(C.O	.No.4) [Comprehension]
24. How data will be transferred from keyboard to monitor in program	controlled I/O communication
(C.O.No.4)	[Comprehension]
Part C [Problem Solving Questions	
Answer all the Questions. Each question carries 10 marks.	(2Qx20M=40M)
25. Apply Booth's Algorithm and multiply -13 & +9.	(C.O.No. 3) [Application]
26.Illustrate single bus Organization and also demonstrate the diff	
(R1),R2 by using execution of the complete instructions.	