



ROLL NO																			
---------	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--	--

**PRESIDENCY UNIVERSITY  
BENGALURU**

**SCHOOL OF ENGINEERING**

**MAKEUP EXAMINATION – JAN 2023**

**Course Code:** ECE215

**Course Name:** VLSI DESIGN

**Program** : B.Tech

**Date:** 27-JAN-2023

**Time:** 01:00 PM TO 04:00 PM

**Max Marks:** 100

**Weightage:** 50%

---

**Instructions:**

(i) *Read the question carefully and answer all the questions*

---

**Part A[Memory Recall Questions]**

**Answer all the Questions. Each Question carries TWO marks**

**(20Qx2M=40M)**

1. CMOS inverter has \_\_\_\_\_ distinct regions of operation which can be determined by plotting CMOS inverter current versus  $V_{in}$ . **(C.O.2)[Knowledge Level]**

- a) three
- b) four
- c) two
- d) five

2. If n-transistor conducts and has large voltage between source and drain, then it is in \_\_\_\_\_ region

**(C.O.2)[Knowledge Level]**

- a) linear
- b) saturation
- c) non saturation
- d) cut-off

3. If both the transistors are in saturation, then they act as \_\_\_\_\_ so that the equivalent circuit is two \_\_\_\_\_ between  $V_{dd}$  and  $V_{ss}$ . **(C.O.2)[Knowledge Level]**

- a) current source
- b) voltage source
- c) divider
- d) buffer

4. If  $\beta_n = \beta_p$ , then  $V_{in} = \underline{\hspace{2cm}}$  which implies that the changeover between logic levels is symmetrically disposed about the point. **(C.O.3)[Knowledge Level]**
- a)  $V_{dd}$
  - b)  $V_{ss}$
  - c)  $2V_{dd}$
  - d)  $0.5V_{dd}$
5. Mobility is affected by the                      and thus also depends on  $V_{gs}$  and the mobility of p-device and n-device are inherently unequal. **(C.O.2)[Knowledge Level]**
- a) Transverse electric field
  - b)  $V_g$
  - c)  $V_{dd}$
  - d) Channel length
6. Under Gradual Channel Approximation (GCA), the depletion region in the bulk of the long channel MOSFET on application of a drain bias **(C.O.2)[Knowledge Level]**
- a. Reduces as we move towards the drain end
  - b. Increases as we move towards the drain end
  - c. Remains constant
  - d. Has no relationship
7. In order to remove the body effect, the substrate of an n-channel enhancement mode MOSFET should be **(C.O.2)[Knowledge Level]**
- a. Connected to the most positive bias
  - b. Connected to the most negative bias
  - c. Grounded
  - d. Floating
8. For a bulk MOSFET with aspect ratio of  $W/L$  and a depletion width of  $X_D$  the analytical expression for gate-to-drain overlap capacitance ( $C_{gd}$ ) is **(C.O.3)[Knowledge Level]**
- a.  $C_{gd} = 2C_{ox}WX_D$
  - b.  $C_{gd} = C_{ox}XDW/2$
  - c.  $C_{gd} = 2C_{ox}XDWL$
  - d.  $C_{gd} = C_{ox}XDWL$
9. A static CMOS Inverter is powered by a supply voltage of  $V_{DD}$ . Assuming the pull-up and pull-down networks are equal and symmetric, which of the following statement are true **(C.O.3)[Knowledge Level]**
- a. The switching threshold is  $V_{DD}/2$
  - b. The switching threshold is  $2V_{DD}$
  - c. The switching threshold is  $V_{DD}$
  - d. The switching threshold is  $V_{DD}/4$

10. For a static CMOS, the output is high, then the state of the NMOS and PMOS are as follows

(C.O.3)[Knowledge Level]

- a. NMOS on and PMOS non-linear
- b. NMOS off and PMOS linear
- c. NMOS off and PMOS non-linear
- d. NMOS on and PMOS linear

11. In order to remove the body effect, the substrate of an n-channel enhancement mode MOSFET should be

(C.O.2)[Knowledge Level]

- a. Connected to the most positive bias
- b. Connected to the most negative bias
- c. Grounded
- d. Floating

12. A bulk n-channel enhancement mode MOSFET is biased in the saturation region of operation, such that  $V_{DS} > V_{GS} - V_{th}$ .  $V_{th}$  is the threshold voltage. Taking into consideration Channel Length Modulation, the effective channel length is given as:

(C.O.2)[Knowledge Level]

- a.  $L' = L - \Delta L$
- b.  $L' = L - 2L$
- c.  $L' = L - \mu L$
- d.  $L' = L - \ddot{U}L$

13. In constant field model, the scaling factor of switching energy per gate would be

(C.O.2)[Knowledge Level]

- a.  $1/\beta\alpha^2$
- b.  $1/\alpha^3$
- c.  $1/\alpha^2$
- d. All of the mentioned

14. CMOS inverter has output impedance\_\_\_\_\_

(C.O.3)[Knowledge Level]

- a. Moderate
- b. Low
- c. High
- d. None

15. Reduction in power dissipation can be brought by

(C.O.3)[Knowledge Level]

- a. Increasing transistor area
- b. Decreasing transistor area
- c. Increasing transistor feature size
- d. Decreasing transistor feature size

16. Pmos used as a pull up network because of (C.O.3)[Knowledge Level]
- Pass weak 0
  - Pass weak 1
  - Pass strong 0
  - Pass strong 1
17. The source and drain regions are formed by diffusing n-type impurity, it gives rise to depletion region which extend in more lightly doped p-region. Thus Source and drain in an nMOS device are isolated by \_\_\_\_\_ (C.O.2)[Knowledge Level]
- a single diode
  - two diodes
  - three diodes
  - four diodes
18. The condition for non saturated region is \_\_\_\_\_. In non saturation region, MOSFET acts as voltage source. Varying  $V_{ds}$  will provide a significant change in drain current. (C.O.2)[Knowledge Level]
- $V_{ds} = V_{gs} - V_t$
  - $V_{gs}$  lesser than  $V_t$
  - $V_{ds}$  lesser than  $V_{gs} - V_t$
  - $V_{ds}$  greater than  $V_{gs} - V_t$
19. In enhancement mode the device is in non conducting mode, and its condition is \_\_\_\_\_ (C.O.2)[Knowledge Level]
- $V_{ds}$  lesser than  $V_{gs}$
  - $V_{gs}$  lesser than  $V_{ds}$
  - $V_{gs} = V_{ds} = 0$
  - $V_{gs} = V_{ds} = V_s = 0$
20. MOS transistor structure is \_\_\_\_\_ (C.O.2)[Knowledge Level]
- symmetrical
  - non symmetrical
  - semi symmetrical
  - pseudo symmetrical

### Part B [Thought Provoking Questions]

**Answer both the Questions. Each Question carries TEN marks.**

**(3Qx10M=30M)**

- List the Port in Verilog. Write a Verilog Program using 4:1 Multiplexer. (C.O.NO.1) [Comprehension]
- Design an 8:3 Priority encoder, write a Verilog code using behavioral description(if-else-statement) and verify its logic using its truth table. (C.O.NO.1) [Comprehension]
- Explain VLSI Design flowchart which includes different types of processing step for IC Design. (C.O.NO.2) [Comprehension]

### Part C [Problem Solving Questions]

Answer the Question. The Question carries FIFTEEN marks.

(3Qx15M=30M)

1. Explain the steps of N-MOS fabrication with neat diagram. (C.O.NO.2) [Comprehension]
2. A typical CMOS inverter has the voltage transfer characteristics VTC curve as shown the figure
  - i. Determine the Gain in region 2 and region 4
  - ii. At region 1, both the Pmos and Nmos transistors are operated in
  - iii. For calculating Switching threshold of an CMOS inverter the region of P and N transistors are(C.O.NO.3) [Comprehension]

Plot of output voltage vs input voltage

