Please use this identifier to cite or link to this item:
http://localhost:8080/xmlui/handle/123456789/11272Full metadata record
| DC Field | Value | Language |
|---|---|---|
| dc.contributor.author | Presidency University | |
| dc.date.accessioned | 2024-11-20T09:00:26Z | - |
| dc.date.available | 2024-11-20T09:00:26Z | - |
| dc.date.issued | 2024 | |
| dc.identifier.uri | http://localhost:8080/xmlui/handle/123456789/11272 | - |
| dc.title | ECE3090 - Digital System Design using VERILOG | |
| dc.title | Sem V - Mid - Term Examinations – November 2024 | |
| dc.title | Digital System Design using VERILOG | |
| dc.type | ECE3090 | |
| Appears in Collections: | SOE - 2024 - 2025 I/III/V/VII - Odd Semester (Mid Term - November) | |
Files in This Item:
| File | Size | Format | |
|---|---|---|---|
| ECE3090.pdf | 839.07 kB | Adobe PDF | View/Open |
Items in DSpace are protected by copyright, with all rights reserved, unless otherwise indicated.